Re: [BUG FIX] RISC-V: Fix intermediate mode on slide1 instruction for SEW64 on RV32

[Robin Dapp]

LGTM.  I prefer that over the iterator.

Regards
 Robin