----------------------------------------------------------- This is an automatically generated e-mail. To reply, visit: http://reviews.m5sim.org/r/847/ -----------------------------------------------------------
Review request for Default, Ali Saidi, Gabe Black, Steve Reinhardt, and Nathan Binkert. Summary ------- ARM: update TLB to set request packet ASID field Add a setAsid() method on the request and update the request asid during TLB translation from the ARM contextidr register. Diffs ----- src/arch/arm/miscregs.hh 1f95c9a0bb2f src/arch/arm/tlb.hh 1f95c9a0bb2f src/arch/arm/tlb.cc 1f95c9a0bb2f src/mem/request.hh 1f95c9a0bb2f Diff: http://reviews.m5sim.org/r/847/diff Testing ------- Thanks, Ali _______________________________________________ gem5-dev mailing list [email protected] http://m5sim.org/mailman/listinfo/gem5-dev
