----------------------------------------------------------- This is an automatically generated e-mail. To reply, visit: http://reviews.m5sim.org/r/894/ -----------------------------------------------------------
(Updated 2012-01-13 04:22:05.301816) Review request for Default. Summary (updated) ------- Changeset 8700:4e8b3783af9e --------------------------- O3, Ruby: Forward invalidations from Ruby to O3 CPU This patch implements the functionality for forwarding invalidations and replacements from the L1 cache of the Ruby memory system to the O3 CPU. The implementation adds a list of ports to RubyPort. Whenever a replacement or an invalidation is performed, the L1 cache forwards this to all the ports, which is the LSQ in case of the O3 CPU. Diffs (updated) ----- configs/ruby/MESI_CMP_directory.py f348cf78072c configs/ruby/MI_example.py f348cf78072c configs/ruby/MOESI_CMP_directory.py f348cf78072c configs/ruby/MOESI_CMP_token.py f348cf78072c configs/ruby/MOESI_hammer.py f348cf78072c src/mem/protocol/MESI_CMP_directory-L1cache.sm f348cf78072c src/mem/protocol/MI_example-cache.sm f348cf78072c src/mem/protocol/MOESI_CMP_directory-L1cache.sm f348cf78072c src/mem/protocol/MOESI_CMP_token-L1cache.sm f348cf78072c src/mem/protocol/MOESI_hammer-cache.sm f348cf78072c src/mem/protocol/RubySlicc_Types.sm f348cf78072c src/mem/ruby/system/RubyPort.hh f348cf78072c src/mem/ruby/system/RubyPort.cc f348cf78072c src/mem/ruby/system/Sequencer.hh f348cf78072c src/mem/ruby/system/Sequencer.cc f348cf78072c Diff: http://reviews.m5sim.org/r/894/diff Testing ------- Thanks, Nilay _______________________________________________ gem5-dev mailing list [email protected] http://m5sim.org/mailman/listinfo/gem5-dev
