-----------------------------------------------------------
This is an automatically generated e-mail. To reply, visit:
http://reviews.gem5.org/r/2297/
-----------------------------------------------------------

Review request for Default.


Repository: gem5


Description
-------

Changeset 10252:503101a60965
---------------------------
cpu: Add a fetch queue to the o3 cpu.

This patch adds a fetch queue that sits between fetch and decode to the
o3 cpu.  This effectively decouples fetch from decode stalls allowing it
to be more aggressive, running futher ahead in the instruction stream.


Diffs
-----

  src/cpu/o3/O3CPU.py a2bb75a474fd 
  src/cpu/o3/fetch.hh a2bb75a474fd 
  src/cpu/o3/fetch_impl.hh a2bb75a474fd 

Diff: http://reviews.gem5.org/r/2297/diff/


Testing
-------


Thanks,

Ali Saidi

_______________________________________________
gem5-dev mailing list
[email protected]
http://m5sim.org/mailman/listinfo/gem5-dev

Reply via email to