changeset 60dddc0a6f78 in /z/repo/gem5
details: http://repo.gem5.org/gem5?cmd=changeset;node=60dddc0a6f78
description:
        tests: Use O3_ARM_v7a config for full-system ARM regressions

        This patch changes the CPU configuration used for the full-system ARM
        regressions to increase the test coverage. Note that it is only the
        core configuration, and not the caches etc.

diffstat:

 tests/configs/realview-o3-checker.py |  3 ++-
 tests/configs/realview-o3-dual.py    |  3 ++-
 tests/configs/realview-o3.py         |  3 ++-
 3 files changed, 6 insertions(+), 3 deletions(-)

diffs (41 lines):

diff -r 1b627a6ddac0 -r 60dddc0a6f78 tests/configs/realview-o3-checker.py
--- a/tests/configs/realview-o3-checker.py      Wed Sep 03 07:42:41 2014 -0400
+++ b/tests/configs/realview-o3-checker.py      Wed Sep 03 07:42:41 2014 -0400
@@ -37,8 +37,9 @@
 
 from m5.objects import *
 from arm_generic import *
+from O3_ARM_v7a import O3_ARM_v7a_3
 
 root = LinuxArmFSSystemUniprocessor(mem_mode='timing',
                                     mem_class=DDR3_1600_x64,
-                                    cpu_class=DerivO3CPU,
+                                    cpu_class=O3_ARM_v7a_3,
                                     checker=True).create_root()
diff -r 1b627a6ddac0 -r 60dddc0a6f78 tests/configs/realview-o3-dual.py
--- a/tests/configs/realview-o3-dual.py Wed Sep 03 07:42:41 2014 -0400
+++ b/tests/configs/realview-o3-dual.py Wed Sep 03 07:42:41 2014 -0400
@@ -37,8 +37,9 @@
 
 from m5.objects import *
 from arm_generic import *
+from O3_ARM_v7a import O3_ARM_v7a_3
 
 root = LinuxArmFSSystem(mem_mode='timing',
                         mem_class=DDR3_1600_x64,
-                        cpu_class=DerivO3CPU,
+                        cpu_class=O3_ARM_v7a_3,
                         num_cpus=2).create_root()
diff -r 1b627a6ddac0 -r 60dddc0a6f78 tests/configs/realview-o3.py
--- a/tests/configs/realview-o3.py      Wed Sep 03 07:42:41 2014 -0400
+++ b/tests/configs/realview-o3.py      Wed Sep 03 07:42:41 2014 -0400
@@ -37,7 +37,8 @@
 
 from m5.objects import *
 from arm_generic import *
+from O3_ARM_v7a import O3_ARM_v7a_3
 
 root = LinuxArmFSSystemUniprocessor(mem_mode='timing',
                                     mem_class=DDR3_1600_x64,
-                                    cpu_class=DerivO3CPU).create_root()
+                                    cpu_class=O3_ARM_v7a_3).create_root()
_______________________________________________
gem5-dev mailing list
gem5-dev@gem5.org
http://m5sim.org/mailman/listinfo/gem5-dev

Reply via email to