----------------------------------------------------------- This is an automatically generated e-mail. To reply, visit: http://reviews.gem5.org/r/2831/ -----------------------------------------------------------
Review request for Default. Repository: gem5 Description ------- Changeset 10841:8dd881a60be2 --------------------------- x86: avx: add preliminary implementation of vpaddb, vmovdqa This patch adds implementation of two AVX instructions VPADDB and VMOVDQA. The patch is preliminary in nature and extensive changes are expected as add more functionality The main changes are to the following files: * ldstop.isa: support for loading to and storing from vector registers. * mediaop.isa: support for vmov and vaddi instructions * specialize.isa: support decoding of vector register indices. Diffs ----- src/arch/x86/SConscript 9b424e7adac5 src/arch/x86/insts/micromediaop.hh 9b424e7adac5 src/arch/x86/insts/static_inst.hh 9b424e7adac5 src/arch/x86/insts/static_inst.cc 9b424e7adac5 src/arch/x86/isa/decoder/vex_opcodes.isa PRE-CREATION src/arch/x86/isa/insts/__init__.py 9b424e7adac5 src/arch/x86/isa/insts/avx/__init__.py PRE-CREATION src/arch/x86/isa/insts/avx/integer/__init__.py PRE-CREATION src/arch/x86/isa/insts/avx/integer/arithmetic/__init__.py PRE-CREATION src/arch/x86/isa/insts/avx/integer/arithmetic/addition.py PRE-CREATION src/arch/x86/isa/insts/avx/integer/data_transfer/__init__.py PRE-CREATION src/arch/x86/isa/insts/avx/integer/data_transfer/move.py PRE-CREATION src/arch/x86/isa/macroop.isa 9b424e7adac5 src/arch/x86/isa/microops/ldstop.isa 9b424e7adac5 src/arch/x86/isa/microops/mediaop.isa 9b424e7adac5 src/arch/x86/isa/specialize.isa 9b424e7adac5 src/arch/x86/memhelpers.hh 9b424e7adac5 Diff: http://reviews.gem5.org/r/2831/diff/ Testing ------- Thanks, Nilay Vaish _______________________________________________ gem5-dev mailing list [email protected] http://m5sim.org/mailman/listinfo/gem5-dev
