> On May 13, 2016, 4:22 a.m., Steve Reinhardt wrote: > > src/cpu/o3/comm.hh, line 70 > > <http://reviews.gem5.org/r/3458/diff/1/?file=55228#file55228line70> > > > > put '{}' on a separate line. ';' is unnecessary
Fixed. > On May 13, 2016, 4:22 a.m., Steve Reinhardt wrote: > > src/cpu/o3/comm.hh, line 71 > > <http://reviews.gem5.org/r/3458/diff/1/?file=55228#file55228line71> > > > > blank line between methods (here & below) Fixed. > On May 13, 2016, 4:22 a.m., Steve Reinhardt wrote: > > src/cpu/o3/comm.hh, line 75 > > <http://reviews.gem5.org/r/3458/diff/1/?file=55228#file55228line75> > > > > again optional, but consider > > !(*this==that) Done. > On May 13, 2016, 4:22 a.m., Steve Reinhardt wrote: > > src/cpu/o3/comm.hh, line 77 > > <http://reviews.gem5.org/r/3458/diff/1/?file=55228#file55228line77> > > > > When do we need ordering of PhysRegIds? Please add a comment here > > explaining why this is needed. Also, why not just compare _flatIdx? This is a residual of a try to use a map in the renameMap. But this is not need is this version of the change, so I've removed it. > On May 13, 2016, 4:22 a.m., Steve Reinhardt wrote: > > src/cpu/o3/comm.hh, line 83 > > <http://reviews.gem5.org/r/3458/diff/1/?file=55228#file55228line83> > > > > see my comment on the previous patch on restructuring this expression. Done. - Nathanael ----------------------------------------------------------- This is an automatically generated e-mail. To reply, visit: http://reviews.gem5.org/r/3458/#review8302 ----------------------------------------------------------- On May 23, 2016, 4:47 p.m., Andreas Sandberg wrote: > > ----------------------------------------------------------- > This is an automatically generated e-mail. To reply, visit: > http://reviews.gem5.org/r/3458/ > ----------------------------------------------------------- > > (Updated May 23, 2016, 4:47 p.m.) > > > Review request for Default. > > > Repository: gem5 > > > Description > ------- > > Changeset 11465:2d28d7045050 > --------------------------- > cpu: Physical register structural + flat indexing > > Mimic the changes done on the architectural register indexes on the > physical register indexes. This is specific to the O3 model. The > structure, called PhysRegId, contains a register class, a register > index and a flat register index. The flat register index is kept > because it is useful in some cases where the type of register is not > important (dependency graph and scoreboard for example). Instead of > directly using the structure, most of the code is working with a const > PhysRegId* (typedef to PhysRegIdPtr). The actual PhysRegId objects > are stored in the regFile. > > Change-Id: Ic879a3cc608aa2f34e2168280faac1846de77667 > Reviewed-by: Andreas Sandberg <[email protected]> > > > Diffs > ----- > > src/cpu/base_dyn_inst.hh d9e32a851e2e > src/cpu/o3/comm.hh d9e32a851e2e > src/cpu/o3/cpu.hh d9e32a851e2e > src/cpu/o3/cpu.cc d9e32a851e2e > src/cpu/o3/dyn_inst.hh d9e32a851e2e > src/cpu/o3/dyn_inst_impl.hh d9e32a851e2e > src/cpu/o3/free_list.hh d9e32a851e2e > src/cpu/o3/iew_impl.hh d9e32a851e2e > src/cpu/o3/inst_queue_impl.hh d9e32a851e2e > src/cpu/o3/probe/elastic_trace.cc d9e32a851e2e > src/cpu/o3/regfile.hh d9e32a851e2e > src/cpu/o3/regfile.cc d9e32a851e2e > src/cpu/o3/rename.hh d9e32a851e2e > src/cpu/o3/rename_impl.hh d9e32a851e2e > src/cpu/o3/rename_map.hh d9e32a851e2e > src/cpu/o3/rename_map.cc d9e32a851e2e > src/cpu/o3/scoreboard.hh d9e32a851e2e > src/cpu/o3/scoreboard.cc d9e32a851e2e > > Diff: http://reviews.gem5.org/r/3458/diff/ > > > Testing > ------- > > > Thanks, > > Andreas Sandberg > > _______________________________________________ gem5-dev mailing list [email protected] http://m5sim.org/mailman/listinfo/gem5-dev
