[gem5-dev] changeset in gem5: gpu-compute: Adding vector register file debu...

[Alexandru Dutu]

changeset 46cffde5d8a6 in /z/repo/gem5
details: http://repo.gem5.org/gem5?cmd=changeset;node=46cffde5d8a6
description:
        gpu-compute: Adding vector register file debug messages
        This patch introduces DPRINTFs for reading and writing to and from the 
vector
        register file.

diffstat:

 src/gpu-compute/SConscript              |  4 +++-
 src/gpu-compute/vector_register_file.hh |  3 +++
 2 files changed, 6 insertions(+), 1 deletions(-)

diffs (45 lines):

diff -r a9f0711e7230 -r 46cffde5d8a6 src/gpu-compute/SConscript
--- a/src/gpu-compute/SConscript        Fri Sep 16 12:29:01 2016 -0400
+++ b/src/gpu-compute/SConscript        Fri Sep 16 12:30:05 2016 -0400
@@ -89,6 +89,7 @@
 DebugFlag('GPUReg')
 DebugFlag('GPUSync')
 DebugFlag('GPUTLB')
+DebugFlag('GPUVRF')
 DebugFlag('HSALoader')
 DebugFlag('HSAIL')
 DebugFlag('HSAILObject')
@@ -96,4 +97,5 @@
 DebugFlag('WavefrontStack')
 
 CompoundFlag('GPUALL', ['GPUCoalescer', 'GPUDisp', 'GPUExec', 'GPUFetch',
-                        'GPUMem', 'GPUPort', 'GPUSync', 'GPUTLB', 'HSAIL'])
+                        'GPUMem', 'GPUPort', 'GPUSync', 'GPUTLB', 'HSAIL',
+                        'GPUVRF'])
diff -r a9f0711e7230 -r 46cffde5d8a6 src/gpu-compute/vector_register_file.hh
--- a/src/gpu-compute/vector_register_file.hh   Fri Sep 16 12:29:01 2016 -0400
+++ b/src/gpu-compute/vector_register_file.hh   Fri Sep 16 12:30:05 2016 -0400
@@ -40,6 +40,7 @@
 
 #include "base/statistics.hh"
 #include "base/types.hh"
+#include "debug/GPUVRF.hh"
 #include "gpu-compute/vector_register_state.hh"
 #include "sim/sim_object.hh"
 
@@ -71,6 +72,7 @@
     read(int regIdx, int threadId=0)
     {
         T p0 = vgprState->read<T>(regIdx, threadId);
+        DPRINTF(GPUVRF, "reading vreg[%d][%d] = %u\n", regIdx, threadId, 
(uint64_t)p0);
 
         return p0;
     }
@@ -80,6 +82,7 @@
     void
     write(int regIdx, T value, int threadId=0)
     {
+        DPRINTF(GPUVRF, "writing vreg[%d][%d] = %u\n", regIdx, threadId, 
(uint64_t)value);
         vgprState->write<T>(regIdx, value, threadId);
     }
 
_______________________________________________
gem5-dev mailing list
gem5-dev@gem5.org
http://m5sim.org/mailman/listinfo/gem5-dev