Hello,
I am working on a research project and need to dynamically set the memory access latency of some store instructions to 0 on a simulated gem5 Minor CPU+NVMain without cache. I have no idea where I should start to modify the code. Is there someone who might help me with this? Thanks, Jianping.
_______________________________________________ gem5-dev mailing list -- gem5-dev@gem5.org To unsubscribe send an email to gem5-dev-le...@gem5.org %(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s
