Hello, I have been using the m5-stable from the repository the last few days. In order to compile sparc64-linux binaries for SE mode I built a cross compiler toolchain which linked against newer glibc versions. It turned out the newer glibc (my test programs were linked with glibc-2.8 with support down to kernel 2.6.12) needed an implementation of the writev. I have attached the relevant patch, it should work (haven't done any extensive testing, but there is no reason it shouldn't since it just uses the templated writev from other architectures).
In addition, within glibc code I got an unhandled trap with the message: panic: Unimplemented trap to operating system: trap number 0x6e. Adding a dummy implementation for this trap will allow the code to execute fine. However, what is this trap supposed to be? Is there a reference for it somewhere? Thanks, Ioannis
sparc-writev.diff
Description: Binary data
_______________________________________________ m5-dev mailing list [email protected] http://m5sim.org/mailman/listinfo/m5-dev
