----------------------------------------------------------- This is an automatically generated e-mail. To reply, visit: http://reviews.m5sim.org/r/393/#review666 -----------------------------------------------------------
Ship it! - Lisa On 2011-01-06 16:10:36, Brad Beckmann wrote: > > ----------------------------------------------------------- > This is an automatically generated e-mail. To reply, visit: > http://reviews.m5sim.org/r/393/ > ----------------------------------------------------------- > > (Updated 2011-01-06 16:10:36) > > > Review request for Default, Ali Saidi, Gabe Black, Steve Reinhardt, and > Nathan Binkert. > > > Summary > ------- > > Ruby: Fix to return cache block size to CPU for split data transfers > > > Diffs > ----- > > src/mem/ruby/system/RubyPort.hh 9f9e10967912 > src/mem/ruby/system/RubyPort.cc 9f9e10967912 > > Diff: http://reviews.m5sim.org/r/393/diff > > > Testing > ------- > > > Thanks, > > Brad > >
_______________________________________________ m5-dev mailing list [email protected] http://m5sim.org/mailman/listinfo/m5-dev
