----------------------------------------------------------- This is an automatically generated e-mail. To reply, visit: http://reviews.m5sim.org/r/391/#review685 -----------------------------------------------------------
Wasn't the alpha name for this load locked? That name or the ARM name (load exclusive) seems to make more sense to me than load linked. - Ali On 2011-01-06 16:07:31, Brad Beckmann wrote: > > ----------------------------------------------------------- > This is an automatically generated e-mail. To reply, visit: > http://reviews.m5sim.org/r/391/ > ----------------------------------------------------------- > > (Updated 2011-01-06 16:07:31) > > > Review request for Default, Ali Saidi, Gabe Black, Steve Reinhardt, and > Nathan Binkert. > > > Summary > ------- > > Ruby: Update the Ruby request type names for LL/SC > > > Diffs > ----- > > src/mem/ruby/libruby.hh 9f9e10967912 > src/mem/ruby/libruby.cc 9f9e10967912 > src/mem/ruby/recorder/TraceRecord.cc 9f9e10967912 > src/mem/ruby/system/DMASequencer.cc 9f9e10967912 > src/mem/ruby/system/RubyPort.cc 9f9e10967912 > src/mem/ruby/system/Sequencer.cc 9f9e10967912 > > Diff: http://reviews.m5sim.org/r/391/diff > > > Testing > ------- > > > Thanks, > > Brad > >
_______________________________________________ m5-dev mailing list [email protected] http://m5sim.org/mailman/listinfo/m5-dev
