[m5-dev] changeset in m5: Ruby: Fix to return cache block size to CPU for...

[Joel Hestness]

changeset eee578ed2130 in /z/repo/m5
details: http://repo.m5sim.org/m5?cmd=changeset;node=eee578ed2130
description:
        Ruby: Fix to return cache block size to CPU for split data transfers

diffstat:

 src/mem/ruby/system/RubyPort.cc |  6 ++++++
 src/mem/ruby/system/RubyPort.hh |  2 ++
 2 files changed, 8 insertions(+), 0 deletions(-)

diffs (32 lines):

diff -r 4e83ebb67794 -r eee578ed2130 src/mem/ruby/system/RubyPort.cc
--- a/src/mem/ruby/system/RubyPort.cc   Sun Feb 06 22:14:18 2011 -0800
+++ b/src/mem/ruby/system/RubyPort.cc   Sun Feb 06 22:14:18 2011 -0800
@@ -370,3 +370,9 @@
     }
     return false;
 }
+
+unsigned
+RubyPort::M5Port::deviceBlockSize() const
+{
+    return (unsigned) RubySystem::getBlockSizeBytes();
+}
diff -r 4e83ebb67794 -r eee578ed2130 src/mem/ruby/system/RubyPort.hh
--- a/src/mem/ruby/system/RubyPort.hh   Sun Feb 06 22:14:18 2011 -0800
+++ b/src/mem/ruby/system/RubyPort.hh   Sun Feb 06 22:14:18 2011 -0800
@@ -36,6 +36,7 @@
 #include "mem/physical.hh"
 #include "mem/protocol/RequestStatus.hh"
 #include "mem/ruby/libruby.hh"
+#include "mem/ruby/system/System.hh"
 #include "mem/tport.hh"
 #include "params/RubyPort.hh"
 
@@ -54,6 +55,7 @@
         M5Port(const std::string &_name, RubyPort *_port);
         bool sendTiming(PacketPtr pkt);
         void hitCallback(PacketPtr pkt);
+        unsigned deviceBlockSize() const;
 
       protected:
         virtual bool recvTiming(PacketPtr pkt);
_______________________________________________
m5-dev mailing list
m5-dev@m5sim.org
http://m5sim.org/mailman/listinfo/m5-dev