This is because memory instructions -- loads and stores may take more than
a single cycle.
--
Nilay
On Mon, 20 Feb 2012, Zheng Wu wrote:
No I'm using the atomic simple CPU, any ideas why there is a significant diff
between them?
On 2012-02-20, at 10:16 AM, Mahmood Naderan <[email protected]> wrote:
Are you using O3CPU?
On 2/20/12, [email protected] <[email protected]> wrote:
Hi,
I am running some simulation in X86_SE mode and I am looking at the
stats.txt output file and I noticed that there is a difference between
the num_insts simulated in CPU vs num of Cycles simulated in CPU. I
thought that the simulator simulates 1 instruction every clock cycle,
so why is there a difference between them? Any advices would be
appreciated.
system.cpu.numCycles 11303 # number of cpu cycles simulated
system.cpu.num_insts 9810 # Number of instructions executed.
Thanks
_______________________________________________
gem5-users mailing list
[email protected]
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
--
--
// Naderan *Mahmood;
_______________________________________________
gem5-users mailing list
[email protected]
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
_______________________________________________
gem5-users mailing list
[email protected]
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
_______________________________________________
gem5-users mailing list
[email protected]
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
