Hi, I am working with X86 full system simulator using detailed cpu model.
In my work, I need to modify the TLB structure and have to bring back some originally deferred memory accessing instructions back to work. During the simulation, I encountered the assertion error: cpu->instcount <= 1500 within src/cpu/base_dyn_inst_impl.hh : 130 Does anyone have a similar issue before? Thanks in advance, -- Sincerely, Jiachen Xue
_______________________________________________ gem5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
