On Thu, 2 Aug 2012, Xi Chen wrote:
Hi Nilay,
Thanks for the response. Actually this is also the problem I am facing
with.
The file src/mem/ruby/CacheMemory.cc defines basic class of Ruby Cache. The
L1, L2 cache are all defined with slicc file, and only after built can
these files be compiled into c++ file. Also I cannot find somewhere else
using l2_request_latency or l2_hitLatency, although I know it must be used
somewhere.
I build gem5 with ALPHA MESI_CMP_directory, 2 level cache, Ruby memory and
GARNET network.
Could you please point out where else could this l2_request_latency or
l2_hitLatency may possibly be used?
Check the file src/mem/protocol/MESI_CMP_directory-L2cache.sm.
--
Nilay
_______________________________________________
gem5-users mailing list
[email protected]
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
