Hi all, I need to ensure that a particular address is cached by ARM's L1/L2 cache.
Can anyone please tell me how I can do it? Thanks, Uday
_______________________________________________ gem5-users mailing list gem5-users@gem5.org http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users