Hi Ahmad,
The patches are on the review board. Feedback would be useful.
As Amin pointed out, there is currently no use of the low power modes, so keep
this in mind if you’re use-case contains a lot of idle periods.
Andreas
From: Ahmad Hassan via gem5-users
<[email protected]<mailto:[email protected]>>
Reply-To: Ahmad Hassan <[email protected]<mailto:[email protected]>>,
gem5 users mailing list <[email protected]<mailto:[email protected]>>
Date: Monday, 2 June 2014 17:25
To: gem5 users mailing list <[email protected]<mailto:[email protected]>>
Subject: Re: [gem5-users] Power down state in memory controller
Hi Andreas,
Is it possible to run DRAMPower with the current trunk of gem5 please? If yes,
then I want to give it a go.
Regards, Ahmad
On 26 May 2014 14:47, Andreas Hansson via gem5-users
<[email protected]<mailto:[email protected]>> wrote:
Hi Amin,
You are absolutely right. I’m glad to see someone is checking out the latest
commits.
I’ve got a few follow-up patches that add tXP and tCKE and a basic-level of
low-power mode support. It will probably take a while before we manage to get
these on the review board though, as it also involves integrating DRAMPower
(http://www.es.ele.tue.nl/drampower/) as part of the flow. The latter is far
more convenient compared to manually using the Micron spreadsheet.
If you’re keen to work on the power-mode transitions in the DRAM controller let
me know what it is you need (and when).
Andreas
From: Amin Farmahini via gem5-users
<[email protected]<mailto:[email protected]>>
Reply-To: Amin Farmahini <[email protected]<mailto:[email protected]>>, gem5
users mailing list <[email protected]<mailto:[email protected]>>
Date: Sunday, 25 May 2014 17:42
To: gem5 users mailing list <[email protected]<mailto:[email protected]>>
Subject: [gem5-users] Power down state in memory controller
Hi,
It seems like in the current version of gem5, the power down state in the
memory controller is not used. No transition is made to this state (to either
ACT_PDN or PRE_PDN). Am I missing something?
I would guess some changes are needed to support this power state as the
current memory controller doesn't keep track of clock enable. Anyway, this is a
great step towards providing power stats (Thanks to Andreas and his colleagues).
Thanks,
Amin
-- IMPORTANT NOTICE: The contents of this email and any attachments are
confidential and may also be privileged. If you are not the intended recipient,
please notify the sender immediately and do not disclose the contents to any
other person, use it for any purpose, or store or copy the information in any
medium. Thank you.
ARM Limited, Registered office 110 Fulbourn Road, Cambridge CB1 9NJ, Registered
in England & Wales, Company No: 2557590
ARM Holdings plc, Registered office 110 Fulbourn Road, Cambridge CB1 9NJ,
Registered in England & Wales, Company No: 2548782
_______________________________________________
gem5-users mailing list
[email protected]<mailto:[email protected]>
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
-- IMPORTANT NOTICE: The contents of this email and any attachments are
confidential and may also be privileged. If you are not the intended recipient,
please notify the sender immediately and do not disclose the contents to any
other person, use it for any purpose, or store or copy the information in any
medium. Thank you.
ARM Limited, Registered office 110 Fulbourn Road, Cambridge CB1 9NJ, Registered
in England & Wales, Company No: 2557590
ARM Holdings plc, Registered office 110 Fulbourn Road, Cambridge CB1 9NJ,
Registered in England & Wales, Company No: 2548782
_______________________________________________
gem5-users mailing list
[email protected]
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
