I would like to know if a bus that has header_cycles = 0 will behave similar to a cross-bar.
Also, is it possible to replace the bus between L1 D and L2 D with a cross bar in classic memory model. Any help is really appreciated. Thanks
_______________________________________________ gem5-users mailing list gem5-users@gem5.org http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
