Hi All,
I am modifying the changes in TLB.cc .I think it is cache
independent . Is there any way to communicate the TLB.cc and L1cche
controller for any coherence protocol.
Or solution is Write the code of TLB behaviour on SLICC .
How do i do that?
Please guide me regarding this.
--
Bhargavi .
_______________________________________________ gem5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
