Hi, I'm going to use gem5 to track if a register value coming from a certain branch, so I'm thinking of using branch masks to tag a physical register. I know MIPS R10000 used branch mask in dynamically executed instructions. Alpha 21264, which the gem5 O3CPU model is based on, seems didn't maintain this information. Does gem5 maintain a branch mask for instructions?
Thanks, Iru -- My website: https://vimacs.lcpu.club Please do not send me Microsoft Office/Apple iWork documents. Send OpenDocument instead! http://fsf.org/campaigns/opendocument/
_______________________________________________ gem5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
