Hi, I am trying to experiment with lock-free data structures and one of the key instructions in my microbenchmarks is CAS (compare and swap) instruction. I need this in ARM architecture; I saw that gem5 page says LSE extensions are supported but I cannot find anything relevant in the "src/" directory on a quick grep except for a line in a config life: src/arch/arm/ArmSystem.py. Am I missing something here? Is there a guideline as to how to add support for an instruction for aarch64 in case it is not present? Any help would be highly appreciated!
-- Mahita Nagabhiru
_______________________________________________ gem5-users mailing list -- gem5-users@gem5.org To unsubscribe send an email to gem5-users-le...@gem5.org %(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s
