> The number of memory writes will be more difficult to calculate: it equals > [number of evicted cache lines that were written] plus [number of data cache > WriteReq_misses]. > Check the stats for "MSHR" misses there (and corresponding code if you want to know when that gets updated). Y
You could technically have a miss to the same block that a MSHR is handling, so that "miss" is kind of being double-serviced so to speak. -- - Korey
_______________________________________________ m5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/m5-users
