Hi, I need to modify this wrent to allow more exception entries. But in the
M5 source code, I could not find its implementation. I just found that in
osfpal.hh it is defined as 0x34, but no implementation code found. Can
someone tell me how does this instruction be implemented? Thanks.
_______________________________________________
m5-users mailing list
[email protected]
http://m5sim.org/cgi-bin/mailman/listinfo/m5-users

Reply via email to