Re: [Github-comments] [geany/geany] Variables list does not parse Verilog 2001 style module port declarations properly (#670)

[pcsanza]

You 6 I'm kind my


-- 
You are receiving this because you are subscribed to this thread.
Reply to this email directly or view it on GitHub:
https://github.com/geany/geany/issues/670#issuecomment-367743700