Just on the off chance...
are there any CPUs defined to that LPAR?  Check the HMC.

Mike Walter 
Hewitt Associates 
Any opinions expressed herein are mine alone and do not necessarily 
represent the opinions or policies of Hewitt Associates.




"Martin, Terry R. (CMS/CTR) (CTR)" <[EMAIL PROTECTED]> 

Sent by: "The IBM z/VM Operating System" <IBMVM@LISTSERV.UARK.EDU>
09/23/2008 05:09 PM
Please respond to
"The IBM z/VM Operating System" <IBMVM@LISTSERV.UARK.EDU>



To
IBMVM@LISTSERV.UARK.EDU
cc

Subject
Re: WAIT STATE 9003






This is a separate VM LPAR there is no second level. I am running a 
2094-711 (z9) and it is an IFL.
 
Thank You,
 
Terry Martin
Lockheed Martin - Information Technology
z/OS & z/VM Systems - Performance and Tuning
Cell - 443 632-4191
Work - 410 786-0386
[EMAIL PROTECTED]

From: The IBM z/VM Operating System [mailto:[EMAIL PROTECTED] On 
Behalf Of David Kreuter
Sent: Tuesday, September 23, 2008 6:05 PM
To: IBMVM@LISTSERV.UARK.EDU
Subject: Re: WAIT STATE 9003
 
what model cpu is it?
Does the same CPLOAD MODULE IPL in a 2nd level system?
David
 

From: The IBM z/VM Operating System on behalf of Martin, Terry R. 
(CMS/CTR) (CTR)
Sent: Tue 9/23/2008 5:45 PM
To: IBMVM@LISTSERV.UARK.EDU
Subject: [IBMVM] WAIT STATE 9003
Hi 
 
Here we go again:
 
I am receiving a WAIT STATE 9003 while trying to IPL my test LPAR (VM5.3). 
I have no idea what/why  he is trying to do at this point with the 
PROCESSOR. Does anyone know a symptom that would cause this wait state? 
 
HCP9003W  PROCESSOR QUIESCED -- VARY OFFLINE  
  
 Explanation:  A VARY OFFLINE PROCESSOR command has been received for a   
 processor.  
  
 System Action:  
  
   o When the master processor is varied offline, the normal system action 
is 
     for the master processor to enter a stopped state using a SIGP CPU 
Reset. 
     If an attempt is made to restart the master processor, it will load a 
 
     disabled wait-state PSW, wait-state code 9003. Processing continues 
on the 
     remaining processors.  
  
   o A processor being varied offline that is not the master processor 
loads a 
     disabled wait-state PSW, wait-state code 9003. Processing continues 
on the 
     remaining processors. 
 
System Action:  
  
  o When the master processor is varied offline, the normal system action 
is 
    for the master processor to enter a stopped state using a SIGP CPU 
Reset. 
    If an attempt is made to restart the master processor, it will load a  
 
    disabled wait-state PSW, wait-state code 9003. Processing continues on 
the 
    remaining processors.  
  
  o A processor being varied offline that is not the master processor 
loads a 
    disabled wait-state PSW, wait-state code 9003. Processing continues on 
the 
    remaining processors.  
  
User Response:  None.  
  
Operator Response:  None.   
 
Thank You,
 
Terry Martin
Lockheed Martin - Information Technology
z/OS & z/VM Systems - Performance and Tuning
Cell - 443 632-4191
Work - 410 786-0386
[EMAIL PROTECTED]
 





The information contained in this e-mail and any accompanying documents may 
contain information that is confidential or otherwise protected from 
disclosure. If you are not the intended recipient of this message, or if this 
message has been addressed to you in error, please immediately alert the sender 
by reply e-mail and then delete this message, including any attachments. Any 
dissemination, distribution or other use of the contents of this message by 
anyone other than the intended recipient is strictly prohibited. All messages 
sent to and from this e-mail address may be monitored as permitted by 
applicable law and regulations to ensure compliance with our internal policies 
and to protect our business. E-mails are not secure and cannot be guaranteed to 
be error free as they can be intercepted, amended, lost or destroyed, or 
contain viruses. You are deemed to have accepted these risks if you communicate 
with us by e-mail. 

Reply via email to