The context descriptors in elsp_dwords are stored in a reversed order and
the definition of context descriptor is also reversed. The revesred stuff
is hard to be used and might cause misunderstanding. Make them in the right
oder for following code re-factoring.

Tested on my SKL NUC.

Signed-off-by: Zhi Wang <zhi.a.w...@intel.com>
---
 drivers/gpu/drm/i915/gvt/execlist.c | 22 +++++++++++-----------
 drivers/gpu/drm/i915/gvt/execlist.h |  8 ++++----
 drivers/gpu/drm/i915/gvt/handlers.c |  2 +-
 3 files changed, 16 insertions(+), 16 deletions(-)

diff --git a/drivers/gpu/drm/i915/gvt/execlist.c 
b/drivers/gpu/drm/i915/gvt/execlist.c
index 5ec07ec..9402aa5 100644
--- a/drivers/gpu/drm/i915/gvt/execlist.c
+++ b/drivers/gpu/drm/i915/gvt/execlist.c
@@ -511,8 +511,8 @@ static int prepare_execlist_workload(struct 
intel_vgpu_workload *workload)
        if (!workload->emulate_schedule_in)
                return 0;
 
-       ctx[0] = *get_desc_from_elsp_dwords(&workload->elsp_dwords, 1);
-       ctx[1] = *get_desc_from_elsp_dwords(&workload->elsp_dwords, 0);
+       ctx[0] = *get_desc_from_elsp_dwords(&workload->elsp_dwords, 0);
+       ctx[1] = *get_desc_from_elsp_dwords(&workload->elsp_dwords, 1);
 
        ret = emulate_execlist_schedule_in(&vgpu->execlist[ring_id], ctx);
        if (!ret)
@@ -771,21 +771,21 @@ static int submit_context(struct intel_vgpu *vgpu, int 
ring_id,
 int intel_vgpu_submit_execlist(struct intel_vgpu *vgpu, int ring_id)
 {
        struct intel_vgpu_execlist *execlist = &vgpu->execlist[ring_id];
-       struct execlist_ctx_descriptor_format desc[2];
+       struct execlist_ctx_descriptor_format *desc[2];
        int i, ret;
 
-       desc[0] = *get_desc_from_elsp_dwords(&execlist->elsp_dwords, 1);
-       desc[1] = *get_desc_from_elsp_dwords(&execlist->elsp_dwords, 0);
+       desc[0] = get_desc_from_elsp_dwords(&execlist->elsp_dwords, 0);
+       desc[1] = get_desc_from_elsp_dwords(&execlist->elsp_dwords, 1);
 
-       if (!desc[0].valid) {
+       if (!desc[0]->valid) {
                gvt_vgpu_err("invalid elsp submission, desc0 is invalid\n");
                goto inv_desc;
        }
 
        for (i = 0; i < ARRAY_SIZE(desc); i++) {
-               if (!desc[i].valid)
+               if (!desc[i]->valid)
                        continue;
-               if (!desc[i].privilege_access) {
+               if (!desc[i]->privilege_access) {
                        gvt_vgpu_err("unexpected GGTT elsp submission\n");
                        goto inv_desc;
                }
@@ -793,9 +793,9 @@ int intel_vgpu_submit_execlist(struct intel_vgpu *vgpu, int 
ring_id)
 
        /* submit workload */
        for (i = 0; i < ARRAY_SIZE(desc); i++) {
-               if (!desc[i].valid)
+               if (!desc[i]->valid)
                        continue;
-               ret = submit_context(vgpu, ring_id, &desc[i], i == 0);
+               ret = submit_context(vgpu, ring_id, desc[i], i == 0);
                if (ret) {
                        gvt_vgpu_err("failed to submit desc %d\n", i);
                        return ret;
@@ -806,7 +806,7 @@ int intel_vgpu_submit_execlist(struct intel_vgpu *vgpu, int 
ring_id)
 
 inv_desc:
        gvt_vgpu_err("descriptors content: desc0 %08x %08x desc1 %08x %08x\n",
-                    desc[0].udw, desc[0].ldw, desc[1].udw, desc[1].ldw);
+                    desc[0]->udw, desc[0]->ldw, desc[1]->udw, desc[1]->ldw);
        return -EINVAL;
 }
 
diff --git a/drivers/gpu/drm/i915/gvt/execlist.h 
b/drivers/gpu/drm/i915/gvt/execlist.h
index 7eced40..427e40e 100644
--- a/drivers/gpu/drm/i915/gvt/execlist.h
+++ b/drivers/gpu/drm/i915/gvt/execlist.h
@@ -37,10 +37,6 @@
 
 struct execlist_ctx_descriptor_format {
        union {
-               u32 udw;
-               u32 context_id;
-       };
-       union {
                u32 ldw;
                struct {
                        u32 valid                  : 1;
@@ -54,6 +50,10 @@ struct execlist_ctx_descriptor_format {
                        u32 lrca                   : 20;
                };
        };
+       union {
+               u32 udw;
+               u32 context_id;
+       };
 };
 
 struct execlist_status_format {
diff --git a/drivers/gpu/drm/i915/gvt/handlers.c 
b/drivers/gpu/drm/i915/gvt/handlers.c
index 2294466..dcee645 100644
--- a/drivers/gpu/drm/i915/gvt/handlers.c
+++ b/drivers/gpu/drm/i915/gvt/handlers.c
@@ -1464,7 +1464,7 @@ static int elsp_mmio_write(struct intel_vgpu *vgpu, 
unsigned int offset,
 
        execlist = &vgpu->execlist[ring_id];
 
-       execlist->elsp_dwords.data[execlist->elsp_dwords.index] = data;
+       execlist->elsp_dwords.data[3 - execlist->elsp_dwords.index] = data;
        if (execlist->elsp_dwords.index == 3) {
                ret = intel_vgpu_submit_execlist(vgpu, ring_id);
                if(ret)
-- 
2.7.4

_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

Reply via email to