== Series Details ==

Series: drm/i915: per context slice/subslice powergating (rev8)
URL   : https://patchwork.freedesktop.org/series/42285/
State : warning

== Summary ==

$ dim checkpatch origin/drm-tip
11a6079c0062 drm/i915: Program RPCS for Broadwell
bc248ff938fc drm/i915: Record the sseu configuration per-context & engine
76d7453744fb drm/i915/perf: simplify configure all context function
4c85932001c4 drm/i915/perf: reuse intel_lrc ctx regs macro
211bc25308d6 drm/i915/perf: lock powergating configuration to default when 
active
26456fb5413e drm/i915: Expose RPCS (SSEU) configuration to userspace
-:40: WARNING:COMMIT_LOG_LONG_LINE: Possible unwrapped commit description 
(prefer a maximum 75 chars per line)
#40: 
v2: Fix offset of CTX_R_PWR_CLK_STATE in intel_lr_context_set_sseu() (Lionel)

total: 0 errors, 1 warnings, 0 checks, 471 lines checked
ab350a0f9e28 drm/i915: add a sysfs entry to let users set sseu configs

_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

Reply via email to