[Intel-gfx] [PATCH 02/14] drm/i915: Clean up skl_program_scaler()

[Ville Syrjala]

From: Ville Syrjälä <ville.syrj...@linux.intel.com>

Remove the "sizes are 0 based" stuff that is not even true for the
scaler.

Signed-off-by: Ville Syrjälä <ville.syrj...@linux.intel.com>
---
 drivers/gpu/drm/i915/intel_sprite.c | 18 +++++-------------
 1 file changed, 5 insertions(+), 13 deletions(-)

diff --git a/drivers/gpu/drm/i915/intel_sprite.c 
b/drivers/gpu/drm/i915/intel_sprite.c
index bd7d988d7512..a1e215636331 100644
--- a/drivers/gpu/drm/i915/intel_sprite.c
+++ b/drivers/gpu/drm/i915/intel_sprite.c
@@ -310,12 +310,11 @@ skl_plane_max_stride(struct intel_plane *plane,
 }
 
 static void
-skl_program_scaler(struct drm_i915_private *dev_priv,
-                  struct intel_plane *plane,
+skl_program_scaler(struct intel_plane *plane,
                   const struct intel_crtc_state *crtc_state,
                   const struct intel_plane_state *plane_state)
 {
-       enum plane_id plane_id = plane->id;
+       struct drm_i915_private *dev_priv = to_i915(plane->base.dev);
        enum pipe pipe = plane->pipe;
        int scaler_id = plane_state->scaler_id;
        const struct intel_scaler *scaler =
@@ -335,10 +334,6 @@ skl_program_scaler(struct drm_i915_private *dev_priv,
                                      &plane_state->base.dst,
                                      0, INT_MAX);
 
-       /* Sizes are 0 based */
-       crtc_w--;
-       crtc_h--;
-
        /* TODO: handle sub-pixel coordinates */
        if (plane_state->base.fb->format->format == DRM_FORMAT_NV12 &&
            !icl_is_hdr_plane(plane)) {
@@ -358,15 +353,14 @@ skl_program_scaler(struct drm_i915_private *dev_priv,
        }
 
        I915_WRITE_FW(SKL_PS_CTRL(pipe, scaler_id),
-                     PS_SCALER_EN | PS_PLANE_SEL(plane_id) | scaler->mode);
+                     PS_SCALER_EN | PS_PLANE_SEL(plane->id) | scaler->mode);
        I915_WRITE_FW(SKL_PS_PWR_GATE(pipe, scaler_id), 0);
        I915_WRITE_FW(SKL_PS_VPHASE(pipe, scaler_id),
                      PS_Y_PHASE(y_vphase) | PS_UV_RGB_PHASE(uv_rgb_vphase));
        I915_WRITE_FW(SKL_PS_HPHASE(pipe, scaler_id),
                      PS_Y_PHASE(y_hphase) | PS_UV_RGB_PHASE(uv_rgb_hphase));
        I915_WRITE_FW(SKL_PS_WIN_POS(pipe, scaler_id), (crtc_x << 16) | crtc_y);
-       I915_WRITE_FW(SKL_PS_WIN_SZ(pipe, scaler_id),
-                     ((crtc_w + 1) << 16)|(crtc_h + 1));
+       I915_WRITE_FW(SKL_PS_WIN_SZ(pipe, scaler_id), (crtc_w << 16) | crtc_h);
 }
 
 static void
@@ -449,11 +443,9 @@ skl_program_plane(struct intel_plane *plane,
                I915_WRITE_FW(PLANE_CUS_CTL(pipe, plane_id), cus_ctl);
        }
 
-       /* program plane scaler */
        if (plane_state->scaler_id >= 0) {
                if (!slave)
-                       skl_program_scaler(dev_priv, plane,
-                                          crtc_state, plane_state);
+                       skl_program_scaler(plane, crtc_state, plane_state);
 
                I915_WRITE_FW(PLANE_POS(pipe, plane_id), 0);
        } else {
-- 
2.18.1

_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx