This patch adds following definition to i915_reg.h
1. DC_STATE_EN register DC3CO bit fields and masks.
2. Transcoder EXITLINE register and its bit fields and mask.

v2: Commit log typo fixing.

Cc: jani.nik...@intel.com
Cc: imre.d...@intel.com
Cc: animesh.ma...@intel.com
Signed-off-by: Anshuman Gupta <anshuman.gu...@intel.com>
---
 drivers/gpu/drm/i915/i915_reg.h | 8 ++++++++
 1 file changed, 8 insertions(+)

diff --git a/drivers/gpu/drm/i915/i915_reg.h b/drivers/gpu/drm/i915/i915_reg.h
index a244e8158aee..df36d84a7a8d 100644
--- a/drivers/gpu/drm/i915/i915_reg.h
+++ b/drivers/gpu/drm/i915/i915_reg.h
@@ -4185,6 +4185,7 @@ enum {
 #define _VTOTAL_A      0x6000c
 #define _VBLANK_A      0x60010
 #define _VSYNC_A       0x60014
+#define _EXITLINE_A    0x60018
 #define _PIPEASRC      0x6001c
 #define _BCLRPAT_A     0x60020
 #define _VSYNCSHIFT_A  0x60028
@@ -4231,11 +4232,16 @@ enum {
 #define VTOTAL(trans)          _MMIO_TRANS2(trans, _VTOTAL_A)
 #define VBLANK(trans)          _MMIO_TRANS2(trans, _VBLANK_A)
 #define VSYNC(trans)           _MMIO_TRANS2(trans, _VSYNC_A)
+#define EXITLINE(trans)                _MMIO_TRANS2(trans, _EXITLINE_A)
 #define BCLRPAT(trans)         _MMIO_TRANS2(trans, _BCLRPAT_A)
 #define VSYNCSHIFT(trans)      _MMIO_TRANS2(trans, _VSYNCSHIFT_A)
 #define PIPESRC(trans)         _MMIO_TRANS2(trans, _PIPEASRC)
 #define PIPE_MULT(trans)       _MMIO_TRANS2(trans, _PIPE_MULT_A)
 
+#define  EXITLINE_ENABLE       (1 << 31)
+#define  EXITLINE_MASK         (0x1fff)
+#define  EXITLINE_SHIFT                0
+
 /* HSW+ eDP PSR registers */
 #define HSW_EDP_PSR_BASE       0x64800
 #define BDW_EDP_PSR_BASE       0x6f800
@@ -9988,6 +9994,8 @@ enum skl_power_gate {
 /* GEN9 DC */
 #define DC_STATE_EN                    _MMIO(0x45504)
 #define  DC_STATE_DISABLE              0
+#define  DC_STATE_EN_DC3CO             (1 << 30)
+#define  DC_STATE_DC3CO_STATUS         (1 << 29)
 #define  DC_STATE_EN_UPTO_DC5          (1 << 0)
 #define  DC_STATE_EN_DC9               (1 << 3)
 #define  DC_STATE_EN_UPTO_DC6          (2 << 0)
-- 
2.21.0

_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

Reply via email to