== Series Details ==

Series: DC3CO Support for TGL (rev3)
URL   : https://patchwork.freedesktop.org/series/64923/
State : warning

== Summary ==

$ dim checkpatch origin/drm-tip
2054d249c446 drm/i915/tgl: Add DC3CO required register and bits
4baba79d9dae drm/i915/tgl: Add DC3CO mask to allowed_dc_mask and gen9_dc_mask
0b870884f799 drm/i915/tgl: Add power well to enable DC3CO state
-:53: CHECK:USLEEP_RANGE: usleep_range is preferred over udelay; see 
Documentation/timers/timers-howto.rst
#53: FILE: drivers/gpu/drm/i915/display/intel_display_power.c:810:
+       udelay(200);

total: 0 errors, 0 warnings, 1 checks, 101 lines checked
90090f91b4ff drm/i915/tgl: mutual exclusive handling for DC3CO and DC5/6
009a62ac40eb drm/i915/tgl: Add helper function to prefer dc3co over dc5
ecf16f51f1d5 drm/i915/tgl: Add VIDEO power domain
593a0fd308b8 drm/i915/tgl: DC3CO PSR2 helper
72d3d56414e2 drm/i915/tgl: switch between dc3co and dc5 based on display 
idleness
b2921c6c42ee drm/i915/tgl: Add DC3CO counter in i915_dmc_info

_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

Reply via email to