From: "Huang, Sean Z" <sean.z.hu...@intel.com>

Implement the functions to get/set the PXP tag, which is 32-bit
bitwise value containing the hardware session info, such as its
session id, protection mode or whether it's enabled.

Signed-off-by: Huang, Sean Z <sean.z.hu...@intel.com>
---
 drivers/gpu/drm/i915/pxp/intel_pxp_sm.c | 105 ++++++++++++++++++++++++
 drivers/gpu/drm/i915/pxp/intel_pxp_sm.h |  18 ++++
 2 files changed, 123 insertions(+)

diff --git a/drivers/gpu/drm/i915/pxp/intel_pxp_sm.c 
b/drivers/gpu/drm/i915/pxp/intel_pxp_sm.c
index 3dd5a9e3926b..fd5d10e71a27 100644
--- a/drivers/gpu/drm/i915/pxp/intel_pxp_sm.c
+++ b/drivers/gpu/drm/i915/pxp/intel_pxp_sm.c
@@ -49,6 +49,16 @@ static int pxp_reg_write(struct drm_i915_private *i915, u32 
offset, u32 regval)
        return err;
 }
 
+static u8 pxp_get_session_id(int session_index, int session_type)
+{
+       u8 session_id = session_index & SESSION_ID_MASK;
+
+       if (session_type == SESSION_TYPE_TYPE1)
+               session_id |= SESSION_TYPE_MASK;
+
+       return session_id;
+}
+
 /**
  * is_sw_session_active - Check if the given sw session id is active.
  * @i915: i915 device handle.
@@ -86,6 +96,101 @@ static bool is_sw_session_active(struct drm_i915_private 
*i915, int session_type
        return false;
 }
 
+static int pxp_set_pxp_tag(struct drm_i915_private *i915, int session_type,
+                          int session_idx, int protection_mode)
+{
+       struct pxp_tag *pxp_tag;
+       int ret;
+
+       if (!i915 || session_type >= SESSION_TYPE_MAX) {
+               ret = -EINVAL;
+               drm_dbg(&i915->drm, "Failed to %s, bad params\n", __func__);
+               goto end;
+       }
+
+       if (session_type == SESSION_TYPE_TYPE0 && session_idx < 
MAX_TYPE0_SESSIONS) {
+               pxp_tag = (struct pxp_tag 
*)&i915->pxp.r0ctx->type0_session_pxp_tag[session_idx];
+       } else if (session_type == SESSION_TYPE_TYPE1 && session_idx < 
MAX_TYPE1_SESSIONS) {
+               pxp_tag = (struct pxp_tag 
*)&i915->pxp.r0ctx->type1_session_pxp_tag[session_idx];
+       } else {
+               ret = -EINVAL;
+               drm_dbg(&i915->drm, "Failed to %s, bad params 
session_type=[%d], session_idx=[%d]\n",
+                       __func__, session_type, session_idx);
+               goto end;
+       }
+
+       switch (protection_mode) {
+       case PROTECTION_MODE_NONE:
+       {
+               pxp_tag->enable = false;
+               pxp_tag->hm = false;
+               pxp_tag->sm = false;
+               break;
+       }
+       case PROTECTION_MODE_LM:
+       {
+               pxp_tag->enable = true;
+               pxp_tag->hm = false;
+               pxp_tag->sm = false;
+               pxp_tag->instance_id++;
+               break;
+       }
+       case PROTECTION_MODE_HM:
+       {
+               pxp_tag->enable = true;
+               pxp_tag->hm = true;
+               pxp_tag->sm = false;
+               pxp_tag->instance_id++;
+               break;
+       }
+       case PROTECTION_MODE_SM:
+       {
+               pxp_tag->enable = true;
+               pxp_tag->hm = true;
+               pxp_tag->sm = true;
+               pxp_tag->instance_id++;
+               break;
+       }
+       default:
+               ret = -EINVAL;
+               drm_dbg(&i915->drm, "Failed to %s, bad params 
protection_mode=[%d]\n",
+                       __func__, protection_mode);
+               goto end;
+       }
+
+       pxp_tag->session_id = pxp_get_session_id(session_idx, session_type);
+
+       ret = 0;
+end:
+       return ret;
+}
+
+u32 intel_pxp_get_pxp_tag(struct drm_i915_private *i915, int session_idx,
+                         int session_type, u32 *session_is_alive)
+{
+       struct pxp_tag *pxp_tag;
+
+       if (!i915 || session_type >= SESSION_TYPE_MAX) {
+               drm_dbg(&i915->drm, "Failed to %s, bad params\n", __func__);
+               return -EINVAL;
+       }
+
+       if (session_type == SESSION_TYPE_TYPE0 && session_idx < 
MAX_TYPE0_SESSIONS) {
+               pxp_tag = (struct pxp_tag 
*)&i915->pxp.r0ctx->type0_session_pxp_tag[session_idx];
+       } else if (session_type == SESSION_TYPE_TYPE1 && session_idx < 
MAX_TYPE1_SESSIONS) {
+               pxp_tag = (struct pxp_tag 
*)&i915->pxp.r0ctx->type1_session_pxp_tag[session_idx];
+       } else {
+               drm_dbg(&i915->drm, "Failed to %s, bad params 
session_type=[%d], session_idx=[%d]\n",
+                       __func__, session_type, session_idx);
+               return -EINVAL;
+       }
+
+       if (session_is_alive)
+               *session_is_alive = pxp_tag->enable;
+
+       return pxp_tag->value;
+}
+
 static bool is_hw_type0_session_in_play(struct drm_i915_private *i915, int 
session_index)
 {
        u32 regval_sip = 0;
diff --git a/drivers/gpu/drm/i915/pxp/intel_pxp_sm.h 
b/drivers/gpu/drm/i915/pxp/intel_pxp_sm.h
index a3149c18c831..c1f6b1be3fd1 100644
--- a/drivers/gpu/drm/i915/pxp/intel_pxp_sm.h
+++ b/drivers/gpu/drm/i915/pxp/intel_pxp_sm.h
@@ -19,6 +19,9 @@
 #define GEN12_KCR_TSIP_LOW  _MMIO(0x32264)   /* KCR type1 session in play 0-31 
*/
 #define GEN12_KCR_TSIP_HIGH _MMIO(0x32268)   /* KCR type1 session in play 
32-63 */
 
+#define SESSION_TYPE_MASK BIT(7)
+#define SESSION_ID_MASK (BIT(7) - 1)
+
 enum pxp_session_types {
        SESSION_TYPE_TYPE0 = 0,
        SESSION_TYPE_TYPE1 = 1,
@@ -35,6 +38,21 @@ enum pxp_protection_modes {
        PROTECTION_MODE_ALL
 };
 
+struct pxp_tag {
+       union {
+               u32 value;
+               struct {
+                       u32 session_id  : 8;
+                       u32 instance_id : 8;
+                       u32 enable      : 1;
+                       u32 hm          : 1;
+                       u32 reserved_1  : 1;
+                       u32 sm          : 1;
+                       u32 reserved_2  : 12;
+               };
+       };
+};
+
 /**
  * struct pxp_protected_session - linked list to track all active sessions.
  */
-- 
2.17.1

_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

Reply via email to