From: Patnana Venkata Sai <venkata.sai.patn...@intel.com>

[What]:
This patch creates a per connector debugfs node to expose
the Input and Compressed BPP.

The same node can be used from userspace to force
DSC to a certain BPP(all accepted values).

[Why]:
Useful to verify all supported/requested compression bpp's
through IGT

v2: Remove unnecessary logic (Jani)
v3: Drop pipe bpp in debugfs node (Vandita)
v4: Minor cleanups (Vandita)

Cc: Vandita Kulkarni <vandita.kulka...@intel.com>
Cc: Navare Manasi D <manasi.d.nav...@intel.com>
Signed-off-by: Anusha Srivatsa <anusha.sriva...@intel.com>
Signed-off-by: Patnana Venkata Sai <venkata.sai.patn...@intel.com>
---
 .../drm/i915/display/intel_display_debugfs.c  | 99 ++++++++++++++++++-
 .../drm/i915/display/intel_display_types.h    |  1 +
 2 files changed, 99 insertions(+), 1 deletion(-)

diff --git a/drivers/gpu/drm/i915/display/intel_display_debugfs.c 
b/drivers/gpu/drm/i915/display/intel_display_debugfs.c
index af9e58619667d..6329907f440b9 100644
--- a/drivers/gpu/drm/i915/display/intel_display_debugfs.c
+++ b/drivers/gpu/drm/i915/display/intel_display_debugfs.c
@@ -2389,6 +2389,96 @@ static const struct file_operations 
i915_dsc_fec_support_fops = {
        .write = i915_dsc_fec_support_write
 };
 
+static int i915_dsc_bpp_support_show(struct seq_file *m, void *data)
+{
+       struct drm_connector *connector = m->private;
+       struct drm_device *dev = connector->dev;
+       struct drm_crtc *crtc;
+       struct intel_crtc_state *crtc_state = NULL;
+       struct intel_encoder *encoder = 
intel_attached_encoder(to_intel_connector(connector));
+       int ret = 0;
+
+       if (!encoder)
+               return -ENODEV;
+
+       if (connector->status != connector_status_connected)
+               return -ENODEV;
+
+       ret = 
drm_modeset_lock_single_interruptible(&dev->mode_config.connection_mutex);
+       if (ret)
+               return ret;
+
+       crtc = connector->state->crtc;
+       crtc_state = to_intel_crtc_state(crtc->state);
+       seq_printf(m, "Compressed_BPP: %d\n", crtc_state->dsc.compressed_bpp);
+
+       drm_modeset_unlock(&dev->mode_config.connection_mutex);
+
+       return ret;
+}
+
+static ssize_t i915_dsc_bpp_support_write(struct file *file,
+                                               const char __user *ubuf,
+                                               size_t len, loff_t *offp)
+{
+       int dsc_bpp = 0;
+       int ret;
+       struct drm_connector *connector =
+               ((struct seq_file *)file->private_data)->private;
+       struct intel_encoder *encoder = 
intel_attached_encoder(to_intel_connector(connector));
+       struct drm_i915_private *i915 = to_i915(encoder->base.dev);
+       struct intel_dp *intel_dp = enc_to_intel_dp(encoder);
+       struct drm_crtc *crtc;
+       struct intel_crtc_state *crtc_state = NULL;
+
+       if (len == 0)
+               return 0;
+
+       ret = kstrtoint_from_user(ubuf, len, 0, &dsc_bpp);
+       if (ret < 0)
+               return ret;
+
+       ret = 
drm_modeset_lock_single_interruptible(&i915->drm.mode_config.connection_mutex);
+       if (ret)
+               return ret;
+
+       crtc = connector->state->crtc;
+       crtc_state = to_intel_crtc_state(crtc->state);
+
+       if (dsc_bpp <= 8 || dsc_bpp >= crtc_state->pipe_bpp) {
+               drm_modeset_unlock(&i915->drm.mode_config.connection_mutex);
+               drm_dbg(&i915->drm, "Compressed_BPP should be with in the 
limits\n");
+
+               return -EINVAL;
+       }
+
+       drm_modeset_unlock(&i915->drm.mode_config.connection_mutex);
+
+       drm_dbg(&i915->drm,
+               "Copied %zu bytes from user to force BPP\n", len);
+
+       intel_dp->force_dsc_bpp = dsc_bpp;
+       *offp += len;
+
+       return len;
+}
+
+static int i915_dsc_bpp_support_open(struct inode *inode,
+                                          struct file *file)
+{
+       return single_open(file, i915_dsc_bpp_support_show,
+                          inode->i_private);
+}
+
+static const struct file_operations i915_dsc_bpp_support_fops = {
+       .owner = THIS_MODULE,
+       .open = i915_dsc_bpp_support_open,
+       .read = seq_read,
+       .llseek = seq_lseek,
+       .release = single_release,
+       .write = i915_dsc_bpp_support_write
+};
+
 /**
  * intel_connector_debugfs_add - add i915 specific connector debugfs files
  * @connector: pointer to a registered drm_connector
@@ -2427,9 +2517,16 @@ int intel_connector_debugfs_add(struct drm_connector 
*connector)
                                    connector, &i915_hdcp_sink_capability_fops);
        }
 
-       if ((DISPLAY_VER(dev_priv) >= 11 || IS_CANNONLAKE(dev_priv)) && 
((connector->connector_type == DRM_MODE_CONNECTOR_DisplayPort && 
!to_intel_connector(connector)->mst_port) || connector->connector_type == 
DRM_MODE_CONNECTOR_eDP))
+       if ((DISPLAY_VER(dev_priv) >= 11 || IS_CANNONLAKE(dev_priv)) &&
+           ((connector->connector_type == DRM_MODE_CONNECTOR_DisplayPort &&
+             !to_intel_connector(connector)->mst_port) ||
+            connector->connector_type == DRM_MODE_CONNECTOR_eDP)) {
                debugfs_create_file("i915_dsc_fec_support", S_IRUGO, root,
                                    connector, &i915_dsc_fec_support_fops);
+               debugfs_create_file("i915_dsc_bpp_support", S_IRUGO,
+                                   root, connector,
+                                   &i915_dsc_bpp_support_fops);
+       }
 
        /* Legacy panels doesn't lpsp on any platform */
        if ((DISPLAY_VER(dev_priv) >= 9 || IS_HASWELL(dev_priv) ||
diff --git a/drivers/gpu/drm/i915/display/intel_display_types.h 
b/drivers/gpu/drm/i915/display/intel_display_types.h
index d94f361b548b7..19d8d3eefbc27 100644
--- a/drivers/gpu/drm/i915/display/intel_display_types.h
+++ b/drivers/gpu/drm/i915/display/intel_display_types.h
@@ -1612,6 +1612,7 @@ struct intel_dp {
 
        /* Display stream compression testing */
        bool force_dsc_en;
+       int force_dsc_bpp;
 
        bool hobl_failed;
        bool hobl_active;
-- 
2.25.1

_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

Reply via email to