From: Ville Syrjälä <[email protected]>

Pull the new_bw_state->active_pipes computation out from
intel_compute_sagv_mask() and move it into the intel_bw.c
(which is arguably the correct place for it).

Signed-off-by: Ville Syrjälä <[email protected]>
---
 drivers/gpu/drm/i915/display/intel_bw.c      | 29 ++++++++++++++++++++
 drivers/gpu/drm/i915/display/intel_bw.h      |  1 +
 drivers/gpu/drm/i915/display/intel_display.c |  6 ++++
 drivers/gpu/drm/i915/display/skl_watermark.c |  9 ------
 4 files changed, 36 insertions(+), 9 deletions(-)

diff --git a/drivers/gpu/drm/i915/display/intel_bw.c 
b/drivers/gpu/drm/i915/display/intel_bw.c
index e11fd94e9e29..6fd6c7b535ed 100644
--- a/drivers/gpu/drm/i915/display/intel_bw.c
+++ b/drivers/gpu/drm/i915/display/intel_bw.c
@@ -1379,6 +1379,35 @@ static int intel_bw_check_data_rate(struct 
intel_atomic_state *state, bool *chan
        return 0;
 }
 
+int intel_bw_modeset_checks(struct intel_atomic_state *state)
+{
+       struct intel_display *display = to_intel_display(state);
+       const struct intel_bw_state *old_bw_state;
+       struct intel_bw_state *new_bw_state;
+
+       if (DISPLAY_VER(display) < 9)
+               return 0;
+
+       new_bw_state = intel_atomic_get_bw_state(state);
+       if (IS_ERR(new_bw_state))
+               return PTR_ERR(new_bw_state);
+
+       old_bw_state = intel_atomic_get_old_bw_state(state);
+
+       new_bw_state->active_pipes =
+               intel_calc_active_pipes(state, old_bw_state->active_pipes);
+
+       if (new_bw_state->active_pipes != old_bw_state->active_pipes) {
+               int ret;
+
+               ret = intel_atomic_lock_global_state(&new_bw_state->base);
+               if (ret)
+                       return ret;
+       }
+
+       return 0;
+}
+
 int intel_bw_atomic_check(struct intel_atomic_state *state)
 {
        bool changed = false;
diff --git a/drivers/gpu/drm/i915/display/intel_bw.h 
b/drivers/gpu/drm/i915/display/intel_bw.h
index d3f92951b057..0efc9858faa1 100644
--- a/drivers/gpu/drm/i915/display/intel_bw.h
+++ b/drivers/gpu/drm/i915/display/intel_bw.h
@@ -67,6 +67,7 @@ intel_atomic_get_bw_state(struct intel_atomic_state *state);
 
 void intel_bw_init_hw(struct drm_i915_private *dev_priv);
 int intel_bw_init(struct drm_i915_private *dev_priv);
+int intel_bw_modeset_checks(struct intel_atomic_state *state);
 int intel_bw_atomic_check(struct intel_atomic_state *state);
 int icl_pcode_restrict_qgv_points(struct drm_i915_private *dev_priv,
                                  u32 points_mask);
diff --git a/drivers/gpu/drm/i915/display/intel_display.c 
b/drivers/gpu/drm/i915/display/intel_display.c
index 1d7a396bc4ea..69e4c9be28f3 100644
--- a/drivers/gpu/drm/i915/display/intel_display.c
+++ b/drivers/gpu/drm/i915/display/intel_display.c
@@ -6423,6 +6423,12 @@ int intel_atomic_check(struct drm_device *dev,
        if (ret)
                goto fail;
 
+       if (any_ms) {
+               ret = intel_bw_modeset_checks(state);
+               if (ret)
+                       goto fail;
+       }
+
        ret = intel_compute_global_watermarks(state);
        if (ret)
                goto fail;
diff --git a/drivers/gpu/drm/i915/display/skl_watermark.c 
b/drivers/gpu/drm/i915/display/skl_watermark.c
index 2d0de1c63308..58ba99eacd09 100644
--- a/drivers/gpu/drm/i915/display/skl_watermark.c
+++ b/drivers/gpu/drm/i915/display/skl_watermark.c
@@ -498,15 +498,6 @@ static int intel_compute_sagv_mask(struct 
intel_atomic_state *state)
        if (!new_bw_state)
                return 0;
 
-       new_bw_state->active_pipes =
-               intel_calc_active_pipes(state, old_bw_state->active_pipes);
-
-       if (new_bw_state->active_pipes != old_bw_state->active_pipes) {
-               ret = intel_atomic_lock_global_state(&new_bw_state->base);
-               if (ret)
-                       return ret;
-       }
-
        if (intel_can_enable_sagv(i915, new_bw_state) !=
            intel_can_enable_sagv(i915, old_bw_state)) {
                ret = intel_atomic_serialize_global_state(&new_bw_state->base);
-- 
2.45.3

Reply via email to