Hi Jason, On 12/8/21 7:31 PM, Jason Gunthorpe wrote: > On Wed, Dec 08, 2021 at 05:20:39PM +0000, Jean-Philippe Brucker wrote: >> On Wed, Dec 08, 2021 at 08:56:16AM -0400, Jason Gunthorpe wrote: >>> From a progress perspective I would like to start with simple 'page >>> tables in userspace', ie no PASID in this step. >>> >>> 'page tables in userspace' means an iommufd ioctl to create an >>> iommu_domain where the IOMMU HW is directly travesering a >>> device-specific page table structure in user space memory. All the HW >>> today implements this by using another iommu_domain to allow the IOMMU >>> HW DMA access to user memory - ie nesting or multi-stage or whatever. >>> >>> This would come along with some ioctls to invalidate the IOTLB. >>> >>> I'm imagining this step as a iommu_group->op->create_user_domain() >>> driver callback which will create a new kind of domain with >>> domain-unique ops. Ie map/unmap related should all be NULL as those >>> are impossible operations. >>> >>> From there the usual struct device (ie RID) attach/detatch stuff needs >>> to take care of routing DMAs to this iommu_domain. >>> >>> Step two would be to add the ability for an iommufd using driver to >>> request that a RID&PASID is connected to an iommu_domain. This >>> connection can be requested for any kind of iommu_domain, kernel owned >>> or user owned. >>> >>> I don't quite have an answer how exactly the SMMUv3 vs Intel >>> difference in PASID routing should be resolved. >> In SMMUv3 the user pgd is always stored in the PASID table (actually >> called "context descriptor table" but I want to avoid confusion with >> the VT-d "context table"). And to access the PASID table, the SMMUv3 first >> translate its GPA into a PA using the stage-2 page table. For userspace to >> pass individual pgds to the kernel, as opposed to passing whole PASID >> tables, the host kernel needs to reserve GPA space and map it in stage-2, >> so it can store the PASID table in there. Userspace manages GPA space. > It is what I thought.. So in the SMMUv3 spec the STE is completely in > kernel memory, but it points to an S1ContextPtr that must be an IPA if > the "stage 1 translation tables" are IPA. Only via S1ContextPtr can we > decode the substream? Yes that's correct. S1ContextPtr is the IPA of the L1 Context Descriptor Table which is then indexed by substreamID.
> > So in SMMUv3 land we don't really ever talk about PASID, we have a > 'user page table' that is bound to an entire RID and *all* PASIDs. in ARM terminology substreamID matches the PASID and this is what indexes the L1 Context Descriptor Table. > > While Intel would have a 'user page table' that is only bound to a RID > & PASID > > Certianly it is not a difference we can hide from userspace. > >> This would be easy for a single pgd. In this case the PASID table has a >> single entry and userspace could just pass one GPA page during >> registration. However it isn't easily generalized to full PASID support, >> because managing a multi-level PASID table will require runtime GPA >> allocation, and that API is awkward. That's why we opted for "attach PASID >> table" operation rather than "attach page table" (back then the choice was >> easy since VT-d used the same concept). > I think the entire context descriptor table should be in userspace, > and filled in by userspace, as part of the userspace page table. In ARM nested mode the L1 Context Descriptor Table is fully managed by the guest and the userspace only needs to trap its S1ContextPtr and pass it to the host. > > The kernel API should accept the S1ContextPtr IPA and all the parts of > the STE that relate to the defining the layout of what the S1Context > points to an thats it. Yes that's exactly what is done currently. At config time the host must trap guest STE changes (format and S1ContextPtr) and "incorporate" those changes into the stage2 related STE information. The STE is owned by the host kernel as it contains the stage2 information (S2TTB). In https://developer.arm.com/documentation/ihi0070/latest (ARM_IHI_0070_D_b_System_Memory_Management_Unit_Architecture_Specification.pdf) Synthetic diagrams can be found in 3.3.2 StreamIDs to Context Descriptors. They give the global view. Note this series only coped with a single CD in the Context Descriptor Table. Thanks Eric > > We should have another mode where the kernel owns everything, and the > S1ContexPtr is a PA with Stage 2 bypassed. > > That part is fine, the more open question is what does the driver > interface look like when userspace tell something like vfio-pci to > connect to this thing. At some level the attaching device needs to > authorize iommufd to take the entire PASID table and RID. > > Specifically we cannot use this thing with a mdev, while the Intel > version of a userspace page table can be. > > Maybe that is just some 'allow whole device' flag in an API > > Jason > _______________________________________________ iommu mailing list iommu@lists.linux-foundation.org https://lists.linuxfoundation.org/mailman/listinfo/iommu
