*please send resumes only to [email protected]
*
*
*
*ASIC /USB 2.0 Designer/ Verification/Validation** *
*Location :* Chandler, AZ
*Duration :* 6 months - 1year
*Start Date :* Immediate
*Interview :* Telephonic
*Skills Required :*
** USB2.0 Work experience
*Desirable :*
** USB3.0
*Description :*
** *USB 2.0/3.0 Design and Verification experience, Validation.
Verilog/System Verilog proficiency.***
The expectation from Intel is to support in their USB3 program (IP
development and validation/verification).
The overall team is 50+ members and Intel managers understand that it is
difficult to expect the team with USB3 exp – so they are ok
- with USB2.x experience,
- any areas – design or verification or validation experience,
- mix of seniors and junior engineers, at least few seniors,
- as much as possible no of engineers to support the program
Thanks & Regards...* *... **
*Preeti *
*Technical Recruiter*
* [image: cid:[email protected]] [image:
cid:[email protected]] ***
* The power of focus*
*SancroSoft USA Inc | Direct: (916) 671-5584| **[email protected]***
*4944 Sunrise Blvd, Suite B-4 | Fair Oaks, CA 95628 | Fax: (916) 200-0305|
www.sancrosoftusa.com*
[image: cid:[email protected]]* :
http://www.linkedin.com/in/preetihrsingh*
--
You received this message because you are subscribed to the Google Groups
"J2EE_J2EE" group.
To post to this group, send an email to [email protected].
To unsubscribe from this group, send email to
[email protected].
For more options, visit this group at
http://groups.google.com/group/j2ee_j2ee?hl=en-GB.
