Hello, I'm interesting about privileges on Sparc T1/T2 processors. Is this same as Rings on INTEL_x86s processors ? How many levels are there ? Is there any table (can be www page :) ) describing assembler instruction and level on which this instruction can be execute ?
How look it in relation to hypervisor instruction ? Regards Maciej
