David Seery writes:
> but I tried building with the 26-bit APCS instead. It failed
> to build (looks like my arch-rpc/hardware.h file wasn't meant to
> coexist with entry-armo.S?), but would it be worth trying to get
> this to work?
No. Definitely not. The processor vectors in page 0 for interrupts
and exceptions are all entered in 32-bit mode, and some processors
do not support the 26-bit model here (StrongARM, ARM7xx I believe).
ARM6xx does however.
There is a fundamental problem though with 26-bit and that is the
mere fact that it is 26-bit, and not 32-bit. Not enough space in
memory for everything to be reasonably positioned without imposing
stupidly small limits.
_____
|_____| ------------------------------------------------- ---+---+-
| | Russell King [EMAIL PROTECTED] --- ---
| | | | http://www.arm.linux.org.uk/ / / |
| +-+-+ --- -+-
/ | THE developer of ARM Linux |+| /|\
/ | | | --- |
+-+-+ ------------------------------------------------- /\\\ |
unsubscribe: body of `unsubscribe linux-arm' to [EMAIL PROTECTED]
++ Please use [EMAIL PROTECTED] for ++
++ kernel-related discussions. ++
