> Hmm. Don't think so. Since the use of ioremap() I think the MMU treats the
> area as none-cacheable, right?

Thats only the first half of the story. If you don't decode byte level
fetches in the FPGA or the code is doing something like


                read 16 bit value
                shift 8
                return half

for 8 bit reads you'll get wrong answers.

Alan
-
To unsubscribe from this list: send the line "unsubscribe linux-ide" in
the body of a message to [EMAIL PROTECTED]
More majordomo info at  http://vger.kernel.org/majordomo-info.html

Reply via email to