Commit-ID:  3dbf0913f6cac722805a94f16b1e61ffc3483eaf
Gitweb:     http://git.kernel.org/tip/3dbf0913f6cac722805a94f16b1e61ffc3483eaf
Author:     SeongJae Park <sj38.p...@gmail.com>
AuthorDate: Tue, 12 Apr 2016 08:52:52 -0700
Committer:  Ingo Molnar <mi...@kernel.org>
CommitDate: Wed, 13 Apr 2016 08:52:22 +0200

locking/Documentation: Fix formatting inconsistencies

Signed-off-by: SeongJae Park <sj38.p...@gmail.com>
Signed-off-by: Paul E. McKenney <paul...@linux.vnet.ibm.com>
Acked-by: David Howells <dhowe...@redhat.com>
Cc: Andrew Morton <a...@linux-foundation.org>
Cc: Linus Torvalds <torva...@linux-foundation.org>
Cc: Peter Zijlstra <pet...@infradead.org>
Cc: Thomas Gleixner <t...@linutronix.de>
Cc: bobby.pr...@gmail.com
Cc: dipan...@in.ibm.com
Cc: dvh...@linux.intel.com
Cc: eduma...@google.com
Cc: fweis...@gmail.com
Cc: jiangshan...@gmail.com
Cc: j...@joshtriplett.org
Cc: mathieu.desnoy...@efficios.com
Cc: o...@redhat.com
Cc: rost...@goodmis.org
Link: 
http://lkml.kernel.org/r/1460476375-27803-4-git-send-email-paul...@linux.vnet.ibm.com
Signed-off-by: Ingo Molnar <mi...@kernel.org>
---
 Documentation/memory-barriers.txt | 8 ++++----
 1 file changed, 4 insertions(+), 4 deletions(-)

diff --git a/Documentation/memory-barriers.txt 
b/Documentation/memory-barriers.txt
index 718ef25..1f154186 100644
--- a/Documentation/memory-barriers.txt
+++ b/Documentation/memory-barriers.txt
@@ -149,7 +149,7 @@ As a further example, consider this sequence of events:
 
        CPU 1           CPU 2
        =============== ===============
-       { A == 1, B == 2, C = 3, P == &A, Q == &C }
+       { A == 1, B == 2, C == 3, P == &A, Q == &C }
        B = 4;          Q = P;
        P = &B          D = *Q;
 
@@ -518,7 +518,7 @@ following sequence of events:
 
        CPU 1                 CPU 2
        ===============       ===============
-       { A == 1, B == 2, C = 3, P == &A, Q == &C }
+       { A == 1, B == 2, C == 3, P == &A, Q == &C }
        B = 4;
        <write barrier>
        WRITE_ONCE(P, &B)
@@ -545,7 +545,7 @@ between the address load and the data load:
 
        CPU 1                 CPU 2
        ===============       ===============
-       { A == 1, B == 2, C = 3, P == &A, Q == &C }
+       { A == 1, B == 2, C == 3, P == &A, Q == &C }
        B = 4;
        <write barrier>
        WRITE_ONCE(P, &B);
@@ -3043,7 +3043,7 @@ The Alpha defines the Linux kernel's memory barrier model.
 See the subsection on "Cache Coherency" above.
 
 VIRTUAL MACHINE GUESTS
--------------------
+----------------------
 
 Guests running within virtual machines might be affected by SMP effects even if
 the guest itself is compiled without SMP support.  This is an artifact of

Reply via email to