On Wed, 2016-04-13 at 15:03 +0300, Andy Shevchenko wrote:
> Because a probability of FIFO overrun.
>
> There is a big chapter ("Peripheral Burst Transaction Requests") in
> dw_apb_dmac_db.pdf covering this.I thought there was flow control between the controller and the FIFO here ? I don't have the spec SoC spec for the UART to hand but, if memory serves...
