Roland reported interesting TSC ADJUST register wreckage on his DELL machine, which seems to populate that MSR with a random number generator.
Deeper investagation into fixing this wreckage unearthed another special
feature which is designed by Intel: Negative TSC adjuste values cause
interrupt storms on the TSC deadline timer. Further details in patch 2/2
Thanks
tglx

