On 03/05/17 13:05, Benoît Thébaudeau wrote:
> The eSDHC can only DMA from 32-bit-aligned addresses.
> 
> This fixes the following test cases of mmc_test:
>   11: Badly aligned write
>   12: Badly aligned read
>   13: Badly aligned multi-block write
>   14: Badly aligned multi-block read
> 
> Signed-off-by: Benoît Thébaudeau <[email protected]>

I would expect to see Acks from other sdhci-esdhc users.  Nevertheless for
sdhci:

Acked-by: Adrian Hunter <[email protected]>

> ---
>  drivers/mmc/host/sdhci-esdhc.h | 1 +
>  1 file changed, 1 insertion(+)
> 
> diff --git a/drivers/mmc/host/sdhci-esdhc.h b/drivers/mmc/host/sdhci-esdhc.h
> index c4bbd74..e7893f2 100644
> --- a/drivers/mmc/host/sdhci-esdhc.h
> +++ b/drivers/mmc/host/sdhci-esdhc.h
> @@ -19,6 +19,7 @@
>   */
>  
>  #define ESDHC_DEFAULT_QUIRKS (SDHCI_QUIRK_FORCE_BLK_SZ_2048 | \
> +                             SDHCI_QUIRK_32BIT_DMA_ADDR | \
>                               SDHCI_QUIRK_NO_BUSY_IRQ | \
>                               SDHCI_QUIRK_DATA_TIMEOUT_USES_SDCLK | \
>                               SDHCI_QUIRK_PIO_NEEDS_DELAY | \
> 

Reply via email to