The phy outputs a clock that will act as the parent for
the phy's pipe clock. Add the name of this clock to the
lane's DT node.

Signed-off-by: Varadarajan Narayanan <var...@codeaurora.org>
---
 Documentation/devicetree/bindings/phy/qcom-qmp-phy.txt | 3 +++
 1 file changed, 3 insertions(+)

diff --git a/Documentation/devicetree/bindings/phy/qcom-qmp-phy.txt 
b/Documentation/devicetree/bindings/phy/qcom-qmp-phy.txt
index e11c563..5d7a51f 100644
--- a/Documentation/devicetree/bindings/phy/qcom-qmp-phy.txt
+++ b/Documentation/devicetree/bindings/phy/qcom-qmp-phy.txt
@@ -60,6 +60,8 @@ Required properties for child node:
           one for each entry in clock-names.
  - clock-names: Must contain following for pcie and usb qmp phys:
                 "pipe<lane-number>" for pipe clock specific to each lane.
+ - clock-output-names: Name of the phy clock that will be the parent for
+                      the above pipe clock.
 
  - resets: a list of phandles and reset controller specifier pairs,
           one for each entry in reset-names.
@@ -96,6 +98,7 @@ Example:
 
                        clocks = <&gcc GCC_PCIE_0_PIPE_CLK>;
                        clock-names = "pipe0";
+                       clock-output-names = "pcie_0_pipe_clk_src";
                        resets = <&gcc GCC_PCIE_0_PHY_BCR>;
                        reset-names = "lane0";
                };
-- 
QUALCOMM INDIA, on behalf of Qualcomm Innovation Center, Inc. is a member of 
Code Aurora Forum, hosted by The Linux Foundation

Reply via email to