66AK2G has 2 instances of gpio. The first one has all the 144 GPIOs
functional. 9 banks with 16 gpios making a total of 144. The second
instance has only the GPIO0:GPIO67 functional and rest are marked
reserved.

Signed-off-by: Keerthy <j-keer...@ti.com>
Acked-by: Linus Walleij <linus.wall...@linaro.org>
---

Changes in v4:

  * Couple of rephrasing in the commit log.
  * Changed compatible to ti,k2g-gpio.

Changes in v2:

  * Split the documentation part into a separate patch.

 arch/arm/boot/dts/keystone-k2g.dtsi | 42 +++++++++++++++++++++++++++++++++++++
 1 file changed, 42 insertions(+)

diff --git a/arch/arm/boot/dts/keystone-k2g.dtsi 
b/arch/arm/boot/dts/keystone-k2g.dtsi
index bf4d1fa..4eb1ba8 100644
--- a/arch/arm/boot/dts/keystone-k2g.dtsi
+++ b/arch/arm/boot/dts/keystone-k2g.dtsi
@@ -15,6 +15,7 @@
 
 #include <dt-bindings/interrupt-controller/arm-gic.h>
 #include <dt-bindings/pinctrl/keystone.h>
+#include <dt-bindings/gpio/gpio.h>
 
 / {
        compatible = "ti,k2g","ti,keystone";
@@ -168,5 +169,46 @@
                                #reset-cells = <2>;
                        };
                };
+
+               gpio0: gpio@2603000 {
+                       compatible = "ti,k2g-gpio", "ti,keystone-gpio";
+                       reg = <0x02603000 0x100>;
+                       gpio-controller;
+                       #gpio-cells = <2>;
+
+                       interrupts = <GIC_SPI 432 IRQ_TYPE_EDGE_RISING>,
+                                       <GIC_SPI 433 IRQ_TYPE_EDGE_RISING>,
+                                       <GIC_SPI 434 IRQ_TYPE_EDGE_RISING>,
+                                       <GIC_SPI 435 IRQ_TYPE_EDGE_RISING>,
+                                       <GIC_SPI 436 IRQ_TYPE_EDGE_RISING>,
+                                       <GIC_SPI 437 IRQ_TYPE_EDGE_RISING>,
+                                       <GIC_SPI 438 IRQ_TYPE_EDGE_RISING>,
+                                       <GIC_SPI 439 IRQ_TYPE_EDGE_RISING>,
+                                       <GIC_SPI 440 IRQ_TYPE_EDGE_RISING>;
+                       interrupt-controller;
+                       #interrupt-cells = <2>;
+                       ti,ngpio = <144>;
+                       ti,davinci-gpio-unbanked = <0>;
+                       clocks = <&k2g_clks 0x001b 0x0>;
+                       clock-names = "gpio";
+               };
+
+               gpio1: gpio@260a000 {
+                       compatible = "ti,k2g-gpio", "ti,keystone-gpio";
+                       reg = <0x0260a000 0x100>;
+                       gpio-controller;
+                       #gpio-cells = <2>;
+                       interrupts = <GIC_SPI 442 IRQ_TYPE_EDGE_RISING>,
+                                       <GIC_SPI 443 IRQ_TYPE_EDGE_RISING>,
+                                       <GIC_SPI 444 IRQ_TYPE_EDGE_RISING>,
+                                       <GIC_SPI 445 IRQ_TYPE_EDGE_RISING>,
+                                       <GIC_SPI 446 IRQ_TYPE_EDGE_RISING>;
+                       interrupt-controller;
+                       #interrupt-cells = <2>;
+                       ti,ngpio = <68>;
+                       ti,davinci-gpio-unbanked = <0>;
+                       clocks = <&k2g_clks 0x001c 0x0>;
+                       clock-names = "gpio";
+               };
        };
 };
-- 
1.9.1

Reply via email to