4.18-stable review patch.  If anyone has any objections, please let me know.

------------------

From: Quentin Schulz <quentin.sch...@bootlin.com>

[ Upstream commit 49e5bb13adc11fe6e2e40f65c04f3a461aea1fec ]

The length of memory address space for MIIM0 is from 0x7107009c to
0x710700bf included which is 36 bytes long in decimal, or 0x24 bytes in
hexadecimal and not 0x36.

Fixes: 49b031690abe ("MIPS: mscc: Add switch to ocelot")

Signed-off-by: Quentin Schulz <quentin.sch...@bootlin.com>
Acked-by: Alexandre Belloni <alexandre.bell...@bootlin.com>
Signed-off-by: Paul Burton <paul.bur...@mips.com>
Patchwork: https://patchwork.linux-mips.org/patch/20013/
Cc: robh...@kernel.org
Cc: mark.rutl...@arm.com
Cc: r...@linux-mips.org
Cc: jho...@kernel.org
Cc: linux-m...@linux-mips.org
Cc: devicet...@vger.kernel.org
Cc: linux-kernel@vger.kernel.org
Cc: thomas.petazz...@bootlin.com
Signed-off-by: Sasha Levin <alexander.le...@microsoft.com>
Signed-off-by: Greg Kroah-Hartman <gre...@linuxfoundation.org>
---
 arch/mips/boot/dts/mscc/ocelot.dtsi |    2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

--- a/arch/mips/boot/dts/mscc/ocelot.dtsi
+++ b/arch/mips/boot/dts/mscc/ocelot.dtsi
@@ -184,7 +184,7 @@
                        #address-cells = <1>;
                        #size-cells = <0>;
                        compatible = "mscc,ocelot-miim";
-                       reg = <0x107009c 0x36>, <0x10700f0 0x8>;
+                       reg = <0x107009c 0x24>, <0x10700f0 0x8>;
                        interrupts = <14>;
                        status = "disabled";
 


Reply via email to