On Tue, Feb 19, 2019 at 03:31:14PM +0800, Baolin Wang wrote:
> From: Lanqing Liu <lanqing....@unisoc.com>
> 
> This patch adds dmas and dma-names properties for the UART DMA mode.
> 
> Signed-off-by: Lanqing Liu <lanqing....@unisoc.com>
> Signed-off-by: Baolin Wang <baolin.w...@linaro.org>
> ---
>  .../devicetree/bindings/serial/sprd-uart.txt       |    6 ++++++
>  1 file changed, 6 insertions(+)
> 
> diff --git a/Documentation/devicetree/bindings/serial/sprd-uart.txt 
> b/Documentation/devicetree/bindings/serial/sprd-uart.txt
> index 6eb5863..9ac28f6 100644
> --- a/Documentation/devicetree/bindings/serial/sprd-uart.txt
> +++ b/Documentation/devicetree/bindings/serial/sprd-uart.txt
> @@ -15,12 +15,18 @@ Required properties:
>    UART clock and source clock are optional properties, but enable clock
>    is required.
>  
> +Optional properties:
> +- dma-names: Should contain "tx" for transmit and "rx" for receive channels.

The order here doesn't match the example.

> +- dmas: A list of dma specifiers, one for each entry in dma-names.
> +
>  Example:
>       uart0: serial@0 {
>               compatible = "sprd,sc9860-uart",
>                            "sprd,sc9836-uart";
>               reg = <0x0 0x100>;
>               interrupts = <GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>;
> +             dma-names = "rx", "tx";
> +             dmas = <&ap_dma 19 19>, <&ap_dma 20 20>;
>               clock-names = "enable", "uart", "source";
>               clocks = <&clk_ap_apb_gates 9>, <&clk_uart0>, <&ext_26m>;
>       };
> -- 
> 1.7.9.5
> 

Reply via email to