Hi everyone.

Solving other things, I have realized that all that problem on fast
CC detection (CCFOUND) is easily solved by doing:
        CC  := $(.................)
instead of
        CC = $(.........)
The find of the suitable CC command is repeated many times along a 
kernel build. And CC is not anything that can change along a kernel
build. So former syntax solves all the problems, CC detection can
be so complex as you want because is done only once.

Same is valid for other Makefile variables:
CPP = $(CC) -E ===> CPP := $(CC) -E

(If you want to test how many shells are spawned when using CC, try
CC  = $(shell echo "===== CC EVAL ===============" >&2; if ........
vs
CC  := $(shell echo "===== CC EVAL ===============" >&2; if .......

Is there something I am missing ?

-- 
J.A. Magallon                                         $> cd pub
mailto:[EMAIL PROTECTED]                             $> more beer

Linux werewolf 2.2.19-pre3-aa2 #9 SMP Tue Dec 26 12:26:43 CET 2000 i686

-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to [EMAIL PROTECTED]
Please read the FAQ at http://www.tux.org/lkml/

Reply via email to