From: Andrey Pronin <apro...@chromium.org>
Add TPM2.0 PTP FIFO compatible SPI interface for chips with Cr50
firmware.
Cc: Andrey Pronin <apro...@chromium.org>
Cc: Duncan Laurie <dlau...@chromium.org>
Cc: Jason Gunthorpe <j...@ziepe.ca>
Cc: Arnd Bergmann <a...@arndb.de>
Cc: Greg Kroah-Hartman <gre...@linuxfoundation.org>
Cc: Guenter Roeck <gro...@chromium.org>
Cc: Alexander Steffen <alexander.stef...@infineon.com>
Signed-off-by: Andrey Pronin <apro...@chromium.org>
Reviewed-by: Rob Herring <r...@kernel.org>
Signed-off-by: Stephen Boyd <swb...@chromium.org>
---
.../bindings/security/tpm/google,cr50.txt | 19 +++++++++++++++++++
1 file changed, 19 insertions(+)
create mode 100644
Documentation/devicetree/bindings/security/tpm/google,cr50.txt
diff --git a/Documentation/devicetree/bindings/security/tpm/google,cr50.txt
b/Documentation/devicetree/bindings/security/tpm/google,cr50.txt
new file mode 100644
index 000000000000..7aa65224c8b9
--- /dev/null
+++ b/Documentation/devicetree/bindings/security/tpm/google,cr50.txt
@@ -0,0 +1,19 @@
+* H1 Secure Microcontroller with Cr50 Firmware on SPI Bus.
+
+H1 Secure Microcontroller running Cr50 firmware provides several
+functions, including TPM-like functionality. It communicates over
+SPI using the FIFO protocol described in the PTP Spec, section 6.
+
+Required properties:
+- compatible: Should be "google,cr50".
+- spi-max-frequency: Maximum SPI frequency.
+
+Example:
+
+&spi0 {
+ tpm@0 {
+ compatible = "google,cr50";
+ reg = <0>;
+ spi-max-frequency = <800000>;
+ };
+};
--
Sent by a computer through tubes
