On 8/12/19 11:03 AM, Christoph Hellwig wrote:
On Thu, Aug 08, 2019 at 02:18:53PM +0200, Charles Papon wrote:
Please do not drop it.

Compressed instruction extension has some specific overhead in small
RISC-V FPGA softcore, especialy in the ones which can't implement the
register file read in a asynchronous manner because of the FPGA
technology.
What are reasons to enforce RVC ?

Because it it the unix platform baseline as stated in the patch.


The same argument could be made for an FPU or MMU, yet there are options to disable those.

Reply via email to